Dr. Esteban Tlelo Cuautle

Professor
Instituto Nacional de Astrofisica, Mexico


Highest Degree
Ph.D. in Electronics from Instituto Nacional de Astrofisica, Opticay Electronica, Mexico

Share this Profile

Area of Interest:

Engineering
Electronic Engineering
Software Engineering
Artificial Intelligence
Integrated Optimization

Selected Publications

  1. Tlelo-Cuautle, E., M.A. Duarte-Villasenor and I. Guerra-Gomez, 2008. Automatic synthesis of VFs and VMs by applying genetic algorithms. Circuits Syst. Signal Process., 27: 391-403.
    CrossRef  |  Direct Link  |  

  2. Tlelo-Cuautle, E., D. Moro-Frias, C. Sanchez-Lopez, M.A. Duarte-Villasenor, 2008. Synthesis of CCII-s by superimposing VFs and CFs through genetic operations. IEICE Electronics Express, 5: 411-417.
    CrossRef  |  Direct Link  |  

  3. Trejo-Guerra, R., E. Tlelo-Cuautle, J.M. Munoz-Pacheco, C. Cruz-Hernandez and C. Sanchez-Lopez, 2007. High-level simulation of chua’s circuit to verify frequency scaling behavior. Res. Comput. Sci., 29: 37-43.

  4. Tlelo-Cuautle, E., M.A. Duarte-Villasenor, J.M. Garcia-Ortega and C. Sanchez-Lopez, 2007. Designing SRCOs by combining SPICE and Verilog-A. Int. J. Electronics, 94: 373-379.
    CrossRef  |  Direct Link  |  

  5. Tlelo-Cuautle, E., M.A. Duarte-Villasenor, C.A. Reyes-Garcia and G. Reyes-Salgado, 2007. Automatic synthesis of electronic circuits using genetic algorithms. Computación Sistemas, 10: 217-229.
    Direct Link  |  

  6. Tlelo-Cuautle, E., M.A. Duarte-Villasenor and J.M. Garcia-Ortega, 2007. Modelado y Simulacion de un oscilador caotico usando MATLAB. IEEE Latin America Transactions, 5: 95-98.
    Direct Link  |  

  7. Tlelo-Cuautle, E., J.M. Munoz-Pacheco and J. Martinez-Carballido, 2007. Frequency scaling simulation of Chua's circuit by automatic determination and control of step-size. Applied Mathematics and Computation, 194: 486-491.
    CrossRef  |  Direct Link  |  

  8. Tlelo-Cuautle, E. and J.M. Munoz-Pacheco, 2007. Numerical simulation of Chua's circuit oriented to circuit synthesis. Int. J. Nonlinear Sci. Numerical Simulation, 8: 249-256.
    CrossRef  |  Direct Link  |  

  9. Pérez, A.P., C.E. Tlelo and A.D. Méndez, 2007. Diseño de un CFOA compatible en tecnología CMOS y su aplicación en circuitos lineales y no lineales Cientifica, 11: 121-127.
    Direct Link  |  

  10. Pena-Perez, A., E. Tlelo-Cuautle, A. Diaz-Mendez and C. Sanchez-Lopez, 2007. Diseno de un CFOA compatible con CMOS y su aplicacion en filtros analogicos, IEEE Latin America Transactions, 5: 72-76.
    Direct Link  |  

  11. Garcia-Ortega, J.M., E. Tlelo-Cuautle and C. Sanchez-Lopez, 2007. Design of current-mode Gm-C filters from the transformation of opamp-RC filters. J. Applied Sci., 7: 1321-1326.
    CrossRef  |  Direct Link  |  

  12. Torres-Papaqui, L., D. Torres-Munoz and E. Tlelo-Cuautle, 2006. Synthesis of VFs and CFs by manipulation of generic cells. Analog Integrated Circuits and Signal Processing, 46: 99-102.
    CrossRef  |  Direct Link  |  

  13. Tlelo-Cuautle, E., A. Gaona-Hernandez and J. Garcia-Delgado, 2006. Implementation of a chaotic oscillator by designing Chua's diode with CMOS CFOAs. Analog Integrated Circuits and Signal Processing, 48: 159-162.
    CrossRef  |  Direct Link  |  

  14. Tlelo-Cuautle, E. and M.A. Duarte-Villaseñor, 2006. Designing Chua's circuit from the behavioral to the transistor level of abstraction. Applied Math. Comput., 184: 715-720.
    CrossRef  |  Direct Link  |  

  15. Tlelo-Cuautle, E., D. Torres-Munoz and L. Torres-Papaqui, 2005. On the computational synthesis of CMOS voltage followers. IEICE Trans. Fundam. Electrons., Commun. Comput. Sci.,, E88: 3479-3484.
    CrossRef  |  Direct Link  |  

  16. Tlelo-Cuautle, E., C. Sanchez-López and F. Sandoval-Ibarra, 2005. Computing symbolic expressions in analog circuits using nullors. Computación Sistemas, 9: 119-132.
    Direct Link  |  

  17. Tlelo-Cuautle, E. and J. Aguila-Meza, 2005. Enhancing the symbolic analysis of analog circuits. J. Applied Res. Technol., 3: 150-160.
    Direct Link  |  

  18. Torres-Papaqui, L. and E. Tlelo-Cuautle, 2004. Analog circuit synthesis: A proposed approach to design VFs. WSEAS Trans. on Circuits and Syst., 3: 813-815.

  19. Torres-Munozy, D. and E. Tlelo-Cuautle, 2004. Synthesis of voltage mode and current mode filters by using a universal active device. Informacion Tecnologica, 15: 59-62.
    CrossRef  |  Direct Link  |  

  20. Tlelo-Cuautle, E., A.R. Quintanar, G.P. Gutierrez, M.R. Gonzalez and S. Fuentes-Goiz, 2004. Interactive system for the symbolic analysis of analog circuits. WSEAS Trans on Circuits and Syst., 3: 810-812.

  21. Tlelo-Cuautle, E., A. Quintanar-Ramos, G. Gutierrez-Perez and M. Gonzalez de la Rosa, 2004. SIASCA: Interactive system for the symbolic analysis of analog circuits. IEICE Electron. Express, 1: 19-23.
    CrossRef  |  Direct Link  |  

  22. Tlelo-Cuautle, E. and C. Sanchez-Lopez, 2004. Symbolic computation of NF of transistor circuits. IEICE Trans. Fundamentals Electron, Commun. Comput. Sci., E87: 2420-2425.
    Direct Link  |  

  23. Tlelo, E., C. Sanchez, F. Sandoval and G. Flores, 2004. Symbolic analysis of analog electronic circuits by manipulation of data structures. Informacion Tecnologica, 15: 101-104.
    CrossRef  |  Direct Link  |  

  24. Torres-Munoz, D., E. Tlelo-Cuautle, A. Diaz-Mendez and A. Diaz-Sanchez, 2003. Adjoint transformations in OTA-C filters using nullors. WSEAS Trans. Syst., 2: 354-357.
    Direct Link  |  

  25. Tlelo-Cuautle, E., C. Sanchez-Lopez, G. Flores-Becerra and F. Sandoval-Ibarra, 2003. Symbolic analysis: improving the formulation approach of analog circuits. WSEAS Trans. Circuits, 1: 297-300.

  26. Tlelo-Cuautle, E. and A. Sarmiento-Reyes, 2003. A pure nodal analysis method suitable for analog circuits using nullors. J. Applied Res. Technol., 1: 235-247.

  27. Diaz, M.A., J.G. Sanchez, M.A. Garcia, C.E. Tlelo, 2003. A four-quadrant analog multiplier biased at 1.2v working in current-mode. WSEAS Trans. Syst., 1: 1-4.
    Direct Link  |  

  28. Sanchez-Lopez, C., A. Diaz-Sanchez and E. Tlelo-Cuautle, 2002. Generating gaussian functions using low-voltage MOS-translinear circuits. WSEAS Trans Syst., 2: 190-197.
    Direct Link  |