Prof. C. N. Marimuthu

Professor
Nandha Engineering College, India

Highest Degree
Ph.D. in Low Power VLSI Design from Kongu Engineering College, India

My URL
https://livedna.org/91.4253

Share this Profile

Area of Interest:

Computer Sciences
Microprocessors and Applications
Low Power VLSI Design
Digital Systems
Artificial Intelligence

Selected Publications

  1. Kumar, N.S., S. Deepa, C.N. Marimuthu, T. Eswari and S. Lavanya, 2016. Signature based vulnerability detection over wireless sensor network for reliable data transmission. Wireless Personal Commun., 87: 431-442.
    CrossRef  |  Direct Link  |  

  2. Marimuthu, C.N. and S. Sasireka, 2015. Implementation of han-carlson adder for error tolerent applications. Int. J. Electr. Electronics Res., 3: 39-50.

  3. Ravi, S., P.A. Balakrishnan, C.N. Marimuthu and C. Sujitha, 2014. Design of synthetic optimizing neuro fuzzy temperature controller for twin screw profile plastic extruder using labview. Intell. Automation Soft Comput., 20: 92-100.
    CrossRef  |  

  4. Marimuthu, C.N. and P. Viknesh, 2014. Anti-collision of vehicles by an automatic speed reduction intelligent system. Adv. Nat. Applied Sci., 8: 124-129.

  5. Deepa, A. and C.N. Marimuthu, 2014. Study of reed solomon encoders and its architectures. Int. J. Applied Eng. Res., 9: 6855-6862.

  6. Bindhya, V. and C.N. Marimuthu, 2014. Design of area efficient FIR filter using truncated multiplier technique for DSP applications. Unique J. Eng. Adv. Sci., 2: 10-13.
    Direct Link  |  

  7. Prabhu, L., K. Santhakumar and C.N. Marimuthu, 2013. Face recognition underuncontrolled conditions based on partial least squares. Int. J. Innov. Res. Dev., 2: 97-109.
    Direct Link  |  

  8. Marimuthu, C.N., R. Murugasami and B. Rekha, 2013. A novel flipflop topology for high speed and area efficient logic structure design. J. Electr. Commun. Eng., 6: 72-80.

  9. Marimuthu, C.N., R. Monica and P. Santha, 2013. Automated brain tumor segmentation using Hsom. J. Electr. Commun. Eng., 5: 28-33.

  10. Marimuthu, C.N. and S. Tamilselvi, 2013. A novel based approach for iris code recognization using gabor filter. J. Electr. Commun. Eng., 4: 32-37.

  11. Marimuthu, C.N. and D. Menaka, 2013. A different approach for spatial prediction and transform using video image coding. J. Electr. Commun. Eng., 5: 1-6.

  12. Logeswari, V., T. Manickam and C.N. Marimuthu, 2013. Fast parallel linear phase fir filter implementation based on fast fir algorithm. Int. J. Innov. Res. Dev., 2: 760-770.
    Direct Link  |  

  13. George, J.C., T. Jayachandran and C.N. Marimuthu, 2013. 2D-DWT lifting based implementation using VLSI architecture. Int. J. Adv. Res. Electr. Commun. Eng., 2: 363-369.
    Direct Link  |  

  14. Amirthavarsinipriya, A., M.K. Sangeetha and C.N. Marimuthu, 2013. Classification of retinal images using improved adaptive fuzzy c-means clustering algorithm. Int. J. Adv. Res. Electr. Commun. Eng., 2: 137-142. 2: 137-142.
    Direct Link  |  

  15. Abimannan, T., T. Jayachandran and C.N. Marimuthu, 2013. Content based image retrieval using fast 2D wavelet transform. Int. J. Innov. Res. Dev., 4: 86-96.

  16. Marimuthu, C.N. and A. Jagadeeswaran, 2012. Power optimization techniques for sequential elements using pulse triggered flip-flops with SVL logic. J. VLSI Signal Process., 1: 31-36.

  17. Marimuthu, C.N., P. Thangaraj and Haripriya, 2011. Permanent error diagnosis in on-CHIP interconnects for self adaptive system. Proceedings of the National Conference on Communication and Signal Processing (NCCSP’ 11), March 11, 2011, SSM College of Engineering, Komarapalayam. -.

  18. Marimuthu, C.N., P. Thangaraj and Srinivasan, 2010. Life time of the system using mobile robots to reap data from sensor fields. Proceedings of the International Conference on Systemics, Cybernetics and Informatics (ICSCI’ 10), January 27-30, 2010, Pentagram Research Centre, India. -.

  19. Marimuthu, C.N., P. Thangaraj and H. Mathew, 2010. A novel delay for low power applications. Proceedings of the International Conference on Intelligent Systems and Control (ICSO’ 10), February 4-5, 2010, Karpagam College of Engineering, Coimbatore, India. -.

  20. Marimuthu, C.N., P. Thangaraj and A. Ramesan, 2010. Low power shift and add multiplier design. Int. J. Comput. Sci. Inf. Technol., 2: 12-22.
    Direct Link  |  

  21. Marimuthu, C.N., P. Thangaraj and A. Ramesan, 2010. Low power multiplier design using low power ring counter. Proceedings of the International Conference on Intelligent Systems and Control (ICSO’ 10), February 4-5, 2010, Karpagam College of Engineering, Coimbatore, India. -.

  22. Marimuthu, C.N. and P. Thangaraj, 2010. Various parametric analysis and comparison of full adder cells for DSP data path block. Int. J. Comput. Intell. Res., 6: 321-322.

  23. Marimuthu, C.N. and P. Thangaraj, 2010. Transmission gate based high performance low power multiplier. J. Applied Sci., 10: 3051-3059.
    CrossRef  |  

  24. Marimuthu, C.N. and P. Thangaraj, 2010. Low power multiplier design using latches and flip-flops. J. Comput. Sci., 6: 1117-1122.

  25. Marimuthu, C.N. and P. Thangaraj, 2010. Low power low frequency multiplier. Int. J. Applied Eng. Res., 5: 1409-1422.

  26. Marimuthu, C.N., P. Thangaraj and Poornapriya, 2009. Low power low frequency multiplier. Proceedings of the International Conference on Advanced Communication and Informatics (ICACI’ 2009), January 11-13, 2009, Thanthai Periyar Institute of Technology, Vellore, India. -.

  27. Marimuthu, C.N., P. Thangaraj and Gowsalya, 2009. A Low power twin precision Multiplier. Proceedings of the National Conference on Systemics, Cybernetics and Informatics (SCI’ 10), October 23-24, 2009, Kongu Engineering College, Perundurai, India. -.

  28. Marimuthu, C.N., P. Thangaraj and R. Cheriyan, 2008. Clock sharing double edge triggered flip flop. Int. J. Soft Comput., 3: 397-402.
    CrossRef  |  Direct Link  |  

  29. Marimuthu, C.N. and P. Thangaraj, 2008. Low power high performance multiplier. Int. Cong. Global Sci. Technol. (ICGST), 8: 31-38.
    Direct Link  |  

  30. Marimuthu, C.N., P. Thangaraj and Ravi, 2007. A dynamic method to reduce static power in CMOS VLSI circuits. Proceedings of the National Conference on Innovations in Communication and Computing (ICICC’ 06), March 17, 2007, SNS College of Technology, Coimbatore, India. -.

  31. Marimuthu, C.N., P. Thangaraj and R. Abraham, 2007. A digital self-adjusting minimum power supply system based on FSM. Proceedings of the National Conference on Recent Advancements In Information Technology (NCRAIT’ 07), February 9-10, 2007, SRI Ramakrishna Engineering College, Coimbatore, India. -.

  32. Marimuthu, C.N., P. Thangaraj and A.K. Paul, 2007. Active leakage power reduction for FPGAS. Proceedings of the International Conference on Advanced Communication Systems (ICACS’ 2007), January 10-12, 2007, Government College of Technology, Coimbatore, India. -.

  33. Marimuthu, C.N. and P. Thangaraj, 2007. Implementation of logical networks for QCA using AOI. Proceedings of the National Conference (VESCOM 2007), January 27, 2007, Kongu Engineering College, Perundurai, Erode, India. -.

  34. Marimuthu, C.N. and P. Thangaraj, 2006. Active reducing leakage current in CMOS VLSI circuits using MLV inputs. Proceedings of the National Conference on Signals, Systems and Security (NCSSS’ 2006), January 24-25, 2006, Bannari Amman Institute of Technology, Sathyamangalam, India. -.

  35. Deepa, S., C.N. Marimuthu and V. Dhanvanthri, 1819. Enhanced Q-LEACH routing protocol for wireless sensor networks. ARPN J. Eng. Applied Sci., 10: 4036-4041.
Member since April, 2017