Mr. Shiraz Afzal
Assistant ProfessorSir Syed University of Engineering and Technology, Pakistan
Highest Degree
Masters in Electronic Engineering from NED University of Engineering and Technology, Pakistan
Share this Profile
Biography
Mr. Shiraz Afzal is currently working as Assistant Professor at Sir Syed University of Engineering and Technology, Karachi Pakistan. He has completed Master of Electronic Engineering from N.E.D University of Engineering and Technology, Karachi Pakistan. He is having 9 years teaching experience. He has 10 publications in journals. He is a review committee member in International Journal of Advancement in Research and Technology. Mr. Shiraz received honors include awarded merit scholarship in three years during the bachelor program and got the highest CGPA in the class in B.E program.
Area of Interest:
Selected Publications
- Afzal, S. and M.O. Akhter, 2015. Single chip embedded system solution: efficient resource utilization by interfacing LCD through softcore processor in xilinx FPGA. Int. J. Inf. Eng. Electron. Bus., 7: 23-27.
Direct Link | - Saleem, H., M.Z.A. Khan and S. Afzal, 2012. Towards identification and recognition of trace associations in software requirements traceability. Int. J. Comput. Sci., 9: 257-263.
- Saleem, H., M.Z.A. Khan and S. Afzal, 2012. Mobile agents: an intelligent multi-agent system for mobile phones. IOSR J. Comput. Eng., 6: 26-34.
- Khan, M.Z.A., H. Saleem, S. Afzal and J. Naseem, 2012. An efficient 16-bit multiplier based on booth algorithm. Int. J. Adv. Res. Technol., 1: 16-18.
- Khan, M.Z.A., H. Saleem and S. Afzal, 2012. Review of ASITIC (Analysis and simulation of inductors and transformers for integrated circuits) tool to design inductor on chip. Int. J. Comput. Sci., 9: 196-201.
- Khan, M.Z.A., H. Saleem and S. Afzal, 2012. Application of VLSI in artificial intelligence. IOSR J. Comput. Eng., 6: 23-25.
- Afzal, S., M.Z.A. Khan and H.A. Saleem, 2012. Proposed silicon optical electronic integrated circuit with monolithic integration of LED, OPFET and receiver circuit. IOSR J. Comput. Eng., 6: 42-46.
- Afzal, S., M.Z.A. Khan and H. Saleem, 2012. A proposed OEIC circuit with two metal layer silicon waveguide and low power photonic receiver circuit. Int. J. Comput. Sci., 9: 355-358.